



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,856	11/08/2001	Hiroshi Suetsugu	NEC 01FN049	5048
7590	05/24/2004		EXAMINER	
			KOVALICK, VINCENT E	
			ART UNIT	PAPER NUMBER
			2673	5
DATE MAILED: 05/24/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/008,856	SUETSUGU ET AL.
	Examiner Vincent E Kovalick	Art Unit 2673

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 04 March 2004.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-15 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) 9-15 is/are allowed.

6) Claim(s) 1 and 3-8 is/are rejected.

7) Claim(s) 2 is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____ .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____ .

DETAILED ACTION

1. This Office Action is in response to Applicant's Amendment dated March 8, 2004 in response to USPTO Office Action dated December 5, 2003.

The amendments to the specification and claim 1; the addition of new claims 9-15 and Applicant's remarks have been reviewed and entered in the record.

Regarding Applicant's remarks relative to claim 1 that Applicant's Admitted Prior Art (APA) does not teach the feature that "a plasma display includes at least two power circuits; an external power circuit, and "a power circuit into which an external alternating current is inputted"". Applicant's specification (page 1, lines 11-17 and Fig. 1) teaches a plasma display power circuit wherein "the power circuit 8 includes a power circuit for driving a plasma display module and a power circuit for driving an interface board". In light of the amendment to claim 1, applicant's remarks relative to claim 1 are rendered moot.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Admitted Prior Art (herein APA) taken with Hsu et al. (USP 6,674,417).

Relative to claim 1, the Admitted Prior Art **teaches** a plasma display module; an interface board;

a plasma display panel; driving circuits which drive said plasma display panel; and a power circuit into which a external alternating current is inputted, said power circuit supplying driving voltages to said driving circuits; and a control voltage for controlling operation of said interface board, and operations of said power circuit being controlled with control signals output by said interface boards (Application disclosure, page 1, lines 11-17 and Prior Art Fig. 1).

Prior Art **does not teach** an external power circuit, wherein the source voltages of said interface board are supplied from said external power circuit, and outputting an external source voltage to be used by said external power circuit.

APA **teaches** a plasma display module comprising a power circuit, receiving an external AC input, said circuit for driving a plasma display module, said module including a interface board for system control and signal distribution.

Hsu et al. **teaches** a driving circuit for a plasma display panel (col. 2, lines 24-63); Hsu et al. further **teaches** an external power circuit, wherein the source voltages of said interface board are supplied from said external power circuit, , and outputting an external source voltage to be used by said external power circuit (col. 1, lines 17-37).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by the APA the feature as taught by Hsu et al. in order to provide a driving method for a plasma display unit which can effectively drive a plasma display unit by providing sufficient current for the plasma display to function.

4. Claims 3-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over APA taken with Hsu et al. as applied to claim 1 in item 3 hereinabove, and further in view of Okada et al. (USP 5,5686,933).

Relative to claims 3-8, APA taken with Hsu et al. **does not teach** said power circuits that:

a) starts up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages; b) shuts down a highest-value voltage of said plurality of voltages earlier than a lowest-value voltage of aid plurality of voltages; or c) starts-up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages and shuts down said highest-value voltage earlier than said lowest-value voltage.

APA taken with Hsu et al. teaches a plasma display module comprising a power circuit, receiving an AC input, said circuit for driving a plasma display module, said module including an interface board for system control and signal distribution, and an external power for receiving an input from the system power circuit and generating a multiple voltage input signal to the said interface board.

Okada et al. **teaches** a driving circuit for a display apparatus (col. 2, lines 46-67; col. 3, lines 12-67 and col. 4, lines 1-24); Okada et al. further **teaches** the means to regulate said power circuits that a) starts up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages; b) shuts down a highest-value voltage of said plurality of voltages earlier than a lowest-value voltage of aid plurality of voltages; and c) starts-up a lowest-value voltage of said plurality of voltages earlier than a highest-value voltage of said plurality of voltages and shuts down said highest-value voltage earlier than said lowest-value voltage (col. 1, lines 9-17; col. 17, lines 37-41 and col. 18, lines 51-67 and col. 19, lines 1-3).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to supply to the devices as taught by APA taken with Hsu et al. the feature as taught by Okada et al. in order to provide the means to sequence the voltages and related timing signals that drive the system display through the various states of start-up, display image, shut-down etc. and further control the desired image contrast (col. 4, lines 14-24, Okada et al.)

Allowable Subject Matter

5. Claim 2 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 2 the major difference between the teachings or the prior art of record (Hsu et al. USP 6,674,417 and Okada et al., USP 5,686,933,) and that of the instant invention is that said prior art of record **does not teach** said plasma display module wherein control signals output by said interface board contain first and second control signals, and said power circuit outputs said control voltage to said interface board when an external alternating current is inputted to said power circuit, outputs said external power voltage to said external power circuit when said first control signal is inputted to said power circuit, and outputs said driving voltages to said driving circuits when said second control signal is inputted to said power circuit.

6. Claims 9-15 are allowed.

7. The following is an examiner's statement of reasons for allowance:

Relative to claim 9, the major difference between the teachings or the said prior art of record and that of the instant invention, is that said prior art of record **does not teach** said plasma

display module wherein control signals output by said interface board contain first and second control signals, and said power circuit outputs said control voltage to said interface board when an external alternating current is inputted to said power circuit, outputs said external power voltage to said external power circuit when said first control signal is inputted to said power circuit, and outputs said driving voltages to said driving circuits when said second control signal is inputted to said power circuit.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No.	6,448,947	Nagai
U. S. Patent No.	6,124,840	Kwon
U. S. Patent No.	6,040,827	Shiina et al.
U. S. Patent No.	4,027,195	Shutoh et al.

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Responses

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent E Kovalick whose telephone number is 703 306-3020. The examiner can normally be reached on Monday-Thursday 7:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703 305-4938. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 306-0377.



Vincent E. Kovalick

May 19,2004



BIPIN SHALWALA
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600